


Thin-Film Transistors: Device Structures, Materials, Physics, and Applications


Toshio Kamiya
Tokyo Institute of Technology



6.5" Flexible OLED
160×272, WQVGA
(SMD, SID2010/APL2009)



2.4" QVGA T-AMOLED
with Touch, 320×240
(AUO, SID2010, #11-2)



70" 3D AMLCD
3,840×2,160, UD
(SEC, FPD12010)



32" AM-OLED
1,920×1,080, FHD
(AUO FPD12011)



Reviews

- **Keisuke Ide, Kenji Nomura, Hideo Hosono, and Toshio Kamiya**
Electronic Defects in Amorphous Oxide Semiconductors : A Review
Phys. Status Solidi A 216 [5] (2019) 1800372-1 – 28
- **T. Kamiya, H. Hosono**
Chap. Oxide TFT,
Handbook of Visual Display Technology 2nd Ed. (Springer, 2016)
- **Toshio Kamiya and Hideo Hosono**
Chap. 13 Amorphous In-Ga-Zn-O thin film transistors: fabrication and properties
Handbook of Zinc Oxide and Related Materials
(Taylor & Francis, 2012)
Toshio Kamiya, Kenji Nomura and Hideo Hosono
- ***Present status of amorphous InGaZnO thin-film transistors***
Sci. Technol. Adv. Mater. 11 (2010) 044305
- **Toshio Kamiya and Hideo Hosono**
Material characteristics and applications of transparent amorphous oxide semiconductors
NPG Asia Mater. 2 (2010) 1522
- **Toshio Kamiya, Kenji Nomura, and Hideo Hosono**
Origins of high mobility and low operation voltage of amorphous oxide TFTs:
Electronic structure, electron transport, defects and doping
IEEE J. Display Technol. 5 (2009) 273

Types of transistors

1. Bipolar transistors

- * n/p/n, p/n/p junction transistors**


2. Field-effect transistors (FET)

- * Metal-Oxide (SiO_2) -Silicon (MOS) FET**
- * Metal-Insulator-Semiconductor (MIS) FET**
- * Thin-Film transistor (TFT)**
- * Single-electron tunneling transistor (SETT)**


Transistor:

A switch controllable by electric signal

**Mechanical
switch**




**Mechanical
switch**




Transistor (switch) can build a computer

Transistor





Memory circuit



Bipolar vs Unipolar transistors

Bipolar transistor: Both electrons and holes contribute to device operation

- p/n/p, n/p/n junction transistors




- * Carrier flows a small electrode distance (E – C),
high-density current possible.

- * I_{E-C} is controlled by the base current I_B , difficult to reduce I_B

=> Rather high power consumption, not suitable for CPU, Memory, Display ...

Unipolar transistor: Either of electrons or holes contribute to device operation

- Field-effect transistor (FET)






- * Carrier flows a long distance (S – D),
current density limited

- * I_{SD} is controlled by the gate voltage V_G ,
 I_G is reduced by the resistance of gate insulator

=> Low power consumption at off states,
used for CPU, Memory, Display



Single-electron tunnel transistor (SETT)



Composed of:

1. Very small charging island
2. Electrons are confined by three insulators, C_1 , C_2 , and C_g
3. Electrons pass through C_1 and C_2 by tunneling
4. Electrons behave as particles if R_{C1} and $R_{C2} \gg$ quantum resistance

1. Electrons behave as particles if R_{C1} and $R_{C2} \gg$ quantum resistance
2. Operation voltage (e.g., Coulomb gap $\Delta V_{ds} = 2e / C_{\Sigma}$) is limited by the total capacitance $C_{\Sigma} = C_1 + C_2 + C_g$
3. Very small $C_{\Sigma} \sim$ aF is required for room temperature operation
4. Operation characteristic is changed very largely by the number of electrons confined in the charging island
=> Very low power consumption
5. Operation speed is limited by R_C
6. Very small power consumption
7. Combination of SETT is used for ultimately low power consumption memory, quantum computer node, etc

SETT memory in very thin nc-Si





FIG. 2. Measured current vs. drain-source voltage at room temperature. The top panel shows the result of the first run. The bottom panel is the data for same sample measured on a different day with various gate voltages. The vertical axis is the relative value, which is measured current divided by the current at 0.8 V. Because the threshold voltage of the sample had become lower in the latter, the gate voltage was adjusted to have the similar current as the former. The inset is the measured current vs. gate voltage. The gate voltage is swept from 0 up to 40 V, and then swept down to 0 V. The sweep rate is 0.02 V/s. The drain-source voltage is 10 mV.




Fig. 12. Measured drain current versus gate voltage. The drain-source voltage is 50 mV. The gate-voltage sweep rate is 4 V/min. The maximum gate voltage in a sweep loop is 24 V (○), 28 V (□), 32 V (○), 36 V (●), 40 V (□) in (a), 44 V (○), 48 V (●), 52 V (□) in (b), 56 V (●), and 60 V (□) in (c).

K. Yano, T. Ishii, T. Hashimoto, T. Kobayashi, F. Murai and K. Seki: *Room-temperature single-electron memory*; IEEE Trans. Electr. Dev. **41** (1994) 1628.

K. Yano, T. Ishii, T. Hashimoto, T. Kobayashi, F. Murai and K. Seki: *Transport characteristics of polycrystalline silicon wire influenced by single-electron charging at room temperature*; Appl. Phys. Lett. **67** (1995) 828.

FETs / TFTs


Device structures

Channel materials


Fabrication

Typical structures of FETs


n-ch MOS FET





n-ch a-Si:H TFT



n-ch LDD LTPS TFT




n-ch oxide TFT



Structures of Si TFTs


a-Si:H TFT

Inverted stagger type
(bottom gate, top contact)





LTPS TFT

Top gate, side contact
LDD, self-alignment




Typical AOS TFT structures


Top gate, top contact




Top gate, bottom contact



Bottom gate, top contact



Inverted Staggered




Insulating substrate: glass, SiO_2/Si etc.

Semiconductor: a-In-Ga-Zn-Sn-O

Gate insulator: SiO_2 , SiON , Al_2O_3 , Y_2O_3 , HfO_2 , CaHfO_3 , ATO ($\text{Al}_2\text{O}_3/\text{TiO}_2$) etc.

Metal: Au, Ti, Al, ITO etc., $\text{n}^+ \text{-ZnO}$, $\text{n}^+ \text{-IGZO}$, $\text{n}^+ \text{-IZO}$ buffer layers etc

TFT application: Active Matrix LCD



TFT channel materials

	Amorphous oxide	a-Si:H	LTPS	HTPS	μc-Si:H	Organic
Mobility	6-20 (100?)	< 1	30 – >100	30 – >100	< 10	<< 1
Fast operation	○	×	◎	◎	△	×
Channel	N-ch	N-ch	CMOS	CMOS	CMOS	CMOS
Integration	○	×	◎	◎	△	×
Uniformity	◎	◎	×	△	△	◎?
Stability	△	×	◎	○	○	?
Process T	RT-600°C	150-350°C	~400°C	>500°C	<350°C	RT
Solution/Printing	△	×	×	×	×	◎
TFT mask steps	4-5 / 6-7	4-5 / 6-7	5-9	5-9		
Pixel circuit	2T1C	4T2C	5T2C			
Cost/Yield	○/◎	◎/◎	×/×	×/×	○/○	
Glass size generation	8G	≥10G	4G	8G	10G ?	
Display mode	LCD, OLED, E-paper	LCD, E-paper	LCD, OLED	LCD, OLED	LCD, OLED, E-paper	E-paper
Substrate	Glass, metal, plastic	Glass, metal, plastic	Glass, metal	Glass, metal	Glass, metal	Glass, metal, plastic
Issue	Maturity Sensitivity	Stability	Uniformity Laser Cost	Uniformity	I _{off} Mobility Uniformity	Maturity Stability

LTPS: Poly-Si crystallized by laser anneal HTPS: Poly-Si crystallized by high-temperature anneal

a-Si:H: amorphous Si deposited by PECVD μc-Si:H: microcrystalline Si deposited by PECVD

Channel fabrication method

1. Si MOS FET

Channel: Lightly-doped single-crystal Si substrate

2. a-Si:H TFT

Channel: Plasma-enhanced CVD (PECVD)
using SiH_4 source gas

3. Organic TFT

Channel: Mainly by solution / printing method
Evaporation is used for small molecules

4. Oxide TFT

Channel: Sputtering for commercial product
PLD, mist CVD, solution process etc
are used for research

Production processes of TFT/LCD

*薄膜トランジスタ技術のすべて、鵜飼育弘、工業調査会


*半導体・液晶ディスプレイ フォトグラフィ技術ハンドブック, リアライズ理工センター(2006)

	a-Si TFT (Matsushita)*	5 masks a-Si TFT*	4 masks a-Si TFT*	IGZO (SMD, IMID2009)	4 masks IGZO (Brother, IDW'08)
1	1st ITO (ITO)	Gate (metal)	Gate	GM depo./pattern	S/D depo.(SAM)/pattern
2	2nd ITO (SiO ₂ /ITO etch)	Channel (SiN _x /a-Si/n ⁺)	S/D/Channel	Active dep., W/E	(Channel/ Inkjet /Etch)
3	Pixel contact (SiO ₂ etch)	S/D (metal)	Passivation/ G.I.	C/H, ESL, Via pattern	GM/Insulator/channel Self-align etch to channel
4	Scan line (Cr/MoSi ₂)	Passivation (SiN _x)	Pixel	S/D patterning	Inter layer/Via hole
5	Etch stopper (SiN _x /a-Si/SiN _x)	Pixel electrode (ITO)		Passivation patterning	Pixel electrode
6	Channel (n ⁺ /a-Si)			Anode patterning (for OLED)	
7	Contact (SiN _x etch)			Pixel define	
8	Contact MoSi ₂ Al				


Typical process flow for a-IGZO TFT

Optional process

(i) Pre-cleaning (preheating etc)



I. Gate depo (Mo/Ta/W/Al:Nd etc, sputter)
1st PEP (Photo Engraving Process), Etching



II. Gate insulator (GI), semiconductor (Semi), (ii) Annealing of a-IGZO
(etch stopper layer, ESL) depo (iii) Plasma treatment

GI (ESL): $\text{SiO}_2/\text{SiN}_x/\text{Si(O,N)}$ (sputter, plasma CVD)

Semi: a-IGZO etc (sputter)

2nd PEP for ESL, Etching




III. Source / drain (S/D) depo (Cr/Mo etc, sputter)
2nd_{BCE}/3rd_{ESL} PEP (Etching)
for S/D isolation, channel isolation



V. Passivation layer (PL, $\text{SiO}_2/\text{SiN}_x$, sputter, PECVD)

(iv) Annealing



IV. 3rd_{BCE}/4th_{ESL} PEP, Via hole by etching



VI. Pixel electrode (ITO etc)
4th_{BCE}/5th_{ESL} PEP, etching



data line

pixel el

G8 ($> 2 \times 2 \text{ m}^2$) sputtering / target for IGZO


ULVAC

In-plane target (cathode & anode)

AC (20~50kHz) (/DC) sputtering


Monolithic target

Moving cathode



Control direction of impinging precursors

Nippon Mining & Metals



For G8 glass ($2.1 \times 2.40 \text{ m}^2$)



AKT IGZO sputter

SID2013 46.5L

Int. Conf. Semicond. Technol. for ULSI Circuits and TFT (2013)

Monthly Display 2013/10 [in Japanese]

Figure 1: Rotary target array consisting of 12 Gen8.5 Al5N targets installed at PiVot™ sputter system.

G8.5 rotatory target

AC sputtering (20 – 70 kHz)

Rocking magnet

a-IGZO, a-IZO/a-IGZO, a-ZnON

a-IGZO

Mobility distrib. 8.5–10.0 cm²/Vs

I_{on} 1.6×10⁻⁴ A

I_{off} 1.5 × 10⁻¹² A

$S \sim 0.8$ V/dec

Thickness distrib. <10% for G8

Growth rate 1.8 nm/s



JX Nippon
mining & metals Corp




FETs / TFTs

**Operation fundamental and
Evaluation**


Operation of field-effect transistor (FET)

Two representative functions of transistor

1. **Amplification** Use linear region ($I_{DS} \propto V_{GS}$)
2. **Switching** Use large on/off current ratio



1C-1Tr memory





At $V_{GS} = 0V$

On state: Normally-on
Depletion-type

Off state: Normally-off
Enhancement-type

TFT structure and operation

Bottom gate,
top contact




$$Q_{ind} \approx C_g (V_{GS} - V_{th})$$

$$I_{DS} = \frac{W}{L} \mu_{mobile} C_g (V_{GS} - V_{th}) V_{DS}$$

Ideal case

Effect of subgap states (trap states in E_g)



$$I_{DS} = \frac{W}{L} \mu_{drift} C_g \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$Q_{ind} \approx C_g V_{GS}$$

$$Q_{sg} = \int_{E_F(0)}^{E_F(V_{GS})} D_{sg}(E) dE$$

$$I_{DS} = \frac{W}{L} \mu_{TFT} C_g \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$


$$\mu_{TFT} = \mu_{drift} \frac{Q_{ind} - Q_{sg}}{Q_{ind}}$$

$$Q_{ind} \sim 10^{18} \text{ cm}^{-3} \text{ (100ppm)}$$


$$Q_{sg} \text{ must be } \ll Q_{ind}$$

N-channel operation of TFT

Off state ($V_{GS} \sim 0$ V)




On state ($V_{GS} \gg 0$ V)




P-channel operation of TFT

Off state ($V_{GS} \sim 0$ V)



On state ($V_{GS} \ll 0$ V)



Fermi level pinning by subgap traps

On state ($V_{GS} \gg 0$ V)

CB

$$N_e \sim 10^{18} \text{ cm}^{-3}$$

E_F

VB

Log(DOS)

On state ($V_{GS} \gg 0$ V)

CB


$$N_e = Q_{\text{ind}} - N_{\text{trap}} < 10^{18} \text{ cm}^{-3}$$

E_F

$$N_{\text{trap}} \sim 10^{18} \text{ cm}^{-3}$$

VB

Log(DOS)




How to get high-performance TFT?

$$I_{DS} = \frac{W}{L} \mu_{drift} C_g \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

To obtain high I_{DS}

- Large W/L ratio
- Large C_g
- High V
- **Large μ_{drift}**
(Drift mobility)

$$\sigma = en\mu_{drift}$$




FET analysis: Saturation region

Gradual channel approximation

$$I_{DS} = \frac{W}{L} \mu C_g \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$V_{DS} > V_p = V_{GS} - V_{th}$$

a-IGZO TFT




$$I_{DS} = \frac{W}{2L} \mu C_g (V_{GS} - V_{th})^2$$

$$I_{DS}^{1/2} = \sqrt{\frac{W}{2L} \mu C_g} (V_{GS} - V_{th})$$

Plot $I_{DS}^{1/2}$ vs. V_{GS}

V_{GS} cross-section: V_{th}


Slope: **Saturation mobility, μ_{sat}**



FET analysis: Linear region

$$I_{DS} = \frac{W}{L} \mu C_g \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$V_{DS} \ll V_p(V_{GS}) \text{ (e.g., } \ll 0.1 \text{ V)}$$



$$I_{DS} = \frac{W}{L} \mu C_g V_{DS} (V_{GS} - V_{th})$$

I_{DS} is proportional to V_{DS} :

Plot I_{DS} vs. V_{GS}

V_{GS} cross-section: V_{th}

Slope: **Linear-regime mobility**

Effective mobility: μ_{eff}

$$\mu_{eff} = g_{DS} \frac{L}{WC_g (V_{GS} - V_{th})}$$

$$g_{DS} = \frac{dI_{DS}}{dV_{DS}} \quad \text{Drain conductance}$$


Field-effect mobility: μ_{FE}

$$\mu_{FE} = g_m \frac{L}{WC_g V_{DS}}$$


$$g_m = \frac{dI_{DS}}{dV_{GS}} \quad \text{Transconductance}$$

Mobility vs. V_{GS}


a-IGZO TFT / SiO₂/c-Si



a-IGZO TFT / SiO₂/MoW/glass [1]
etch-stopper inverted-staggered



MOSFET [2]



[1] M.Kim et al., APL **90**, 212114 (2007)

[2] C.O. Chui, H. Kim, D. Chi, B.B. Triplett, P.C. McIntyre, K.C. Saraswat, IEDM (2002) p.437

[3] K. Chen, H. C. Wann, P. K. Ko, and C. Hu, IEEE Electr. Dev. Lett., **17**, 202 (1996)

Device simulation: TFT and drift mobilities

Hsieh et al., APL 92,133503 (2008)

From Hall ($N_{\text{e,Hall}}$) & TFT (μ_{sat}) characteristics



a-In-Ga-Zn-O TFT

$N_{\text{e,Hall}}$ (cm^{-3})	μ_{sat} (cm^2/Vs)	V_{th} (V)
$\sim 1 \times 10^{15}$	7.84	4.9

From device simulation (drift mobility)

n_0 (cm^{-3})	μ_{drift} (cm^2/Vs)
1×10^{15}	8.57

12% of induced charges are trapped




FETs / TFTs


Requirements

Memory: Current shutter


DRAM




$$E = Q_c^2 / 2C$$



Flash memory




Transistor: DRAM
Insulator: Flash



$$\text{Retention time} \sim Q_C / I_{\text{leak}}$$

DRAM (1T-1C)



“0”: $V_C = 0$, $Q_C = 0$

“1”: $V_C > 0$, $Q_C = CV_C$

Charging time: $\sim \max(R_{on}C, \tau_{Tr})$


Retention time: $\sim Q_C / I_{off}$

=> refresh is necessary (several mseconds)


SRAM (1T-1C)

4Tr flip-flop circuit: Preserve the memory state

No refresh, low power consumption



Memory: Bistability



Thermal equilibrium

$$P_1: P_2 = \exp(-E_1/kT): \exp(-E_2/kT)$$

No memory preserved


Retention time

$$\tau \sim \min([v_1 \exp(-\phi_{B1}/kT)]^{-1}, [v_2 \exp(-\phi_{B2}/kT)]^{-1})$$

For $\tau > 100$ years, ϕ_1 must be > 1.3 eV ($v = 10^{12}$ Hz)

Memories classified by energy diagram

Naturally bistable



**FeRAM, MRAM
(PRAM, ReRAM)**


Thermal equilibrium

$$P_1 : P_2 = \exp(-E_1/kT) : \exp(-E_2/kT)$$

Retention time

$$\tau \sim [\nu \exp(-\phi/kT)]^{-1}$$

Two states are stabilized
by artificial structure



DRAM, Flash

$$P_1 : P_2 = 0 : 1$$

$$\tau \sim Q_C / I_{\text{leak}}$$

Non-volatile memory requires ...

Bi (multi) stability: “0” and “1”

$$E_1 = E_2$$

Metastability ($E_1 \neq E_2$)

Thermal equilibrium

$$P_1 : P_2 = \exp(-E_1/kT) : \exp(-E_2/kT)$$

No memory preserved

Retention time

$$\tau \sim \min([v_1 \exp(-\phi_{B1}/kT)]^{-1}, [v_2 \exp(-\phi_{B2}/kT)]^{-1})$$

For $\tau > 100$ years, ϕ_{B1} must be > 1.3 eV ($v = 10^{12}$ Hz)

An issue of Si electronics

Band gap

c-Si: 1.12 eV ($\sigma > 10^{-6} \text{ Scm}^{-1}$)

a-Si: 1.75 eV ($\sigma > 10^{-15} \text{ Scm}^{-1}$?)

I_{leak}


MOSFET : $< 10^{-9} \text{ A}$

DRAM refresh time: several ms

Poly-Si TFT: $< 10^{-11} \text{ A}$

a-Si TFT : $< 10^{-13} \text{ A}$

Retention time: tens seconds at most



An issue of Si electronics

Band gap

c-Si: 1.12 eV ($\sigma > 10^{-6} \text{ Scm}^{-1}$)

a-Si: 1.75 eV ($\sigma > 10^{-15} \text{ Scm}^{-1}$?)

I_{off}

MOSFET : $< 10^{-9} \text{ A}$

DRAM refresh time: several ms



Poly-Si TFT: $< 10^{-11} \text{ A}$

a-Si TFT : $< 10^{-13} \text{ A}$

Retention time: tens seconds at most





a-IGZO?

Lower & constant I_{off}



PLEDM[®] (Phase-state Low Electron-number Drive Memory)

HITACHI
Inspire the Next[®]
Hitachi-Cambridge
Labo.,
Hitachi-Europe Ltd.





	requirement	I_{ON}	I_{OFF}
MOSFET	high drivability	>30 mA	<1nA
PLEDTR	low leakage	>0.1 mA	<1fA



Kazuo Nakazato, Kijoo Itoh, Haroon Ahmed, Hiroshi Mizuta, Teruaki Kisu, Masataka Kato and Takeshi Sakata: *Phase-state low electron-number drive random access memory (PLEDM)*; 2000

Low-power Display System Driven by Utilizing Technique Using Crystalline IGZO Transistor

Tatsuji Nishijima, Seiichi Yoneda, Takuro Ohmaru, Masami Endo, Hiroki Denbo,
Masashi Fujita, Hidetomo Kobayashi, Kazuaki Ohshima, Yutaka Shionoiri, Kiyoshi Kato,
Yukio Maehashi, Jun Koyama, and Shunpei Yamazaki
SID2012, 43.1





Non-volatile DRAM
Normally-off CPU





Trend in AM-LCD panels and demanding TFT performance

Source : Jang Yeon Kwon (SAIT), IDW 2007

Conventional a-Si TFT






High mobility TFT



Jun Souk, IWFPE2010 Seminar
240Hz 2K×4K panel
mobility 5-10 cm²/Vs

Issues for OLED

2Tr driving circuit




Switching Tr: Charge to a driving Tr
Driving Tr: Current flow for light emission

High current drivability, High mobility
($> 4 \text{ cm}^2/\text{Vs}$) are required for the driving Tr

Effect of V_{th} shift on AMOLED

Simplest 2Tr+1C pixel circuit



Calculation of luminance


Assume:

$$\mu = 10 \text{ cm}^2/\text{Vs}, C_i = 3 \times 10^{-8} \text{ F/cm}^2$$

$$W = 20 \text{ }\mu\text{m}, L = 10 \text{ }\mu\text{m}$$

$$V_{\text{data}} = 4 \text{ V}, V_{th} = 1 \text{ V}$$

$$L \propto I_{DS} = (\mu W C_i / L) (V_{\text{data}} - V_{th})^2$$



For $\pm 0.1 \text{ V } V_{th}$ variation

$$I_{DS} = 2.7 \text{ }\mu\text{A} \text{ for } V_{th} = 1.0 \text{ V}$$

$$I_{DS} = 2.9 \text{ }\mu\text{A} \text{ for } V_{th} = 1.1 \text{ V}$$

16 % change of luminance

=> 'MURA' problem

Non-uniformity issue in OLED

Jae Kyeong Jeong et al., Inha Univ, IMID2009, 50-3

Light luminance

proportional to $(V - V_{th})^2$

Fluctuation of 0.1 V in V_{th} causes

16 % change in luminance

Mura





Image sticking



Requirements for TFTs

Electronic paper

Low-T, low-cost fabrication

On-current (mobility) is not critical ($\ll 1 \text{ cm}^2/\text{Vs}$ is ok)

Slow response time is acceptable

Off-current is not critical

E-Ink itself has a memory function

($I_{\text{on/off}} \sim 10^3$ is enough)

Liquid crystal display

Moderately low-T ($\sim 300^\circ\text{C}$), low-cost fabrication

On-current (mobility) is not critical

a-Si:H and organic TFTs are ok ($< 1 \text{ cm}^2/\text{Vs}$ is ok)

Low off-current is favorable

$I_{\text{off}} < 10^{-12} \text{ A}$ is required

Organic light-emitting diode display

In addition to above,

High on-current (**mobility** $> 4 \text{ cm}^2/\text{Vs}$) is necessary

Very high stability ($\Delta V_{\text{th}} \ll 1 \text{ V}$) is necessary

Requirements for OLED TFTs

High on-current

mobility $> 4 \text{ cm}^2/\text{Vs}$

Very high stability & uniformity

$\Delta V_{\text{th}} \ll 0.1 \text{ V}$ for 2Tr+1C circuit design

$\Delta V_{\text{th}} \ll 1 \text{ V}$ for more complex compensation circuit

Low-T, low cost fabrication

on glass: $T < 350^\circ\text{C}$


on plastic: $T < 150^\circ\text{C}$

Amorphous Oxide Semiconductor (AOS) TFTs

CONTENT

1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability
13. Electronic structure, Carrier transport

History of TFT






Flexible & Transparent a-IGZO TFT

K. Nomura et al., Nature **432**, 488 (2004)


a-InGaZnO₄ (a-IGZO)

- ✓ High mobility $> 10 \text{ cm}^2/\text{Vs}$
- ✓ Large bandgap $E_g \sim 3.0 \text{ eV}$
- ✓ Uniformity, Stability
- ✓ Room T process $\Rightarrow$ Flexible

2004 Before bending



After bending





a-IGZO TFT vs a-Si:H TFT

Kamiya et al., Sci. Technol. Adv. Mater. **11**, 044305 (2010)



a-IGZO: Top-contact, bottom gate 40nm-thick a-IGZO / 150nm-thick SiO₂ / c-Si, W/L = 300/50 (μm)

a-Si:H : Inverted staggered 200nm-thick a-Si:H / 200nm-thick SiN_x, W/L = 28/6 (μm)

a-IGZO



a-Si:H



a-IGZO TFT


Lower operation voltages

Higher current (~100 times)


Good linear I_{DS} - V_{DS}

Large on-current

a-InGaZnO₄ TFT



Sub-threshold voltage swing (S value)



S value

V_{GS} required to increase I_{DS} by an order (@below V_{th})

For a-IGZO

Small S value: 0.12 V/dec

Low operation voltages < 5 V

Minimum V_{GS} to switch TFT to on-state: $\sim S \cdot \log I_{ON/OFF}$

ex.: a-Si:H TFT $S = 0.4 \text{ V/decade}$, $I_{ON/OFF} = 10^8 \Rightarrow 3.2 \text{ V required}$

a-IGZO TFT $S = 0.1 \text{ V/decade}$, $I_{ON/OFF} = 10^8 \Rightarrow 0.8 \text{ V is enough}$

Directly related to subgap trap density $D_{sg} \text{ [(cm}^2\text{eV)}^{-1}]$

$$S = \ln 10 \cdot \frac{k_B T}{e} \left(1 + \frac{e D_{sg}}{C_{OX}} \right) > 59 \text{ mV/dec@RT}$$

Advantages of a-IGZO TFT

- 1. Large electron mobility** $> 10 \text{ cm}^2/\text{Vs}$
- 2. Low subgap trap density** (for electron transport)
 - Low and wide process temperature: RT–600 °C
 - Low to High operation voltages (1.5 – 100 V)
 - Free choice of gate insulator
 - Insensitive to metal impurities
- 3. Low & flat off-current** even for metal contact
- 4. Excellent uniformity** and surface flatness
- 5. Large-area mass-production compatible**
 - RF / AC / DC sputtering, **G8.5 demonstrated**
- 6. Easy fabrication: Owing to the above features**
 - Thermal annealing at $> 300^\circ\text{C}$

Disadvantages of a-IGZO

1. Sensitive to atmospheric molecules

O_2 , H_2O , H_2

Important origin of electrical instability

=> Need gas-tight passivation layer
for bottom-gate TFT

2. Hysteresis and instability of unannealed TFT

=> Thermal annealing

3. Large photoresponse

even for subgap photons (down to ~ 2.3 eV)

4. Difficulty in selective etching / dry etching

5. Absence of p-channel operation

Properties of a-InGaZnO₄

- **Hall mobility ~ TFT mobility** up to ~20 cm²/Vs
- **Donor level** 0.11 eV @ N_D=9×10¹⁵ cm⁻³
T. Kamiya et al., J. Displ. Technol. 5, 462 (2009).
- **Dielectric constant** $\epsilon(\text{DC}) \sim 13\epsilon_0$
D.H. Lee et al., EDL, 32, 1695 (2011).
- **Effective mass** $\sim 0.35 m_e$
A. Takagi, Thin Solid Films 486, 38 (2005).
- **Momentum relaxation time** up to 5 fs
- **Mean free path** up to 1.0 nm
T. Kamiya et al., Appl. Phys. Lett. 96, 122103 (2010).
- **Work function** ~4.5 eV (4.8 – 5.0 eV for oxidized a-IGZO)
Shimura, TSF 516, 5899 (2008); Hsieh APL 92, 133503 (2008)
Lee SSL 1, Q8 (2012); Lee JAP 112, 033713 (2012);
- **Thermal diffusivity** 5.4×10⁻⁷ m²/s
- **Thermal conductivity** 1.4 W/(m·K)
T. Yoshikawa, Appl. Phys. Exp. 6, 021101 (2013).
- **(not Dense) Random Packing Structure**
Density ~ 5% lower than crystalline InGaZnO₄ (6.36 g/cm³ for c-InGaZnO₄)
K. Nomura et al., Phys. Rev. B 75, 035212 (2007).
[1] *K. Ide et al., J. Appl. Phys. 111, 073513 (2012).*
- **Crystallization T** ^[1] 600°C (sputtered), 700°C (PLD)

CONTENT

1. History
2. Characteristics of a-IGZO TFT
- 3. Current AOS displays**
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability

IGZO products now

Apple iPad Pro
12.9", 2,732×2,048
(Sharp, LG etc, 2015/11)




Microsoft Surface Pro 4
12.3", 2,736×1,824
(Samsung, 2015/10)




AQUOS EVER SH-02J
5.0", 720×1,280 LCD Full In-Cell
(Sharp, 2016/11/4)



Wallpaper TV (OLED)
65" 4K
(LG, 2017/4, in Japan)



OLED TV
88" 8K
(LG, 2018/1, CES2018)



Rollable TV (OLED)
65" 4K
(LG, 2018/1, CES2018)



Large OLED displays

Incheon airport

55" OLED×(10×14), 8×13 m²



N Seoul Tower Plaza (Namsan, Seoul)

OLED 9 m tunnel




15 m Panorama OLED



LG 3D World

Wave OLED ceiling 24 m



**DNP Gotanda Bldg
Show Room**

**55" OLED×(6×4),
5×4.2 m²**



LG (IMID2016)



OLED

Dual-view Curved Tiling

111" 4K, 1500R

Why LG gets success for large OLED?


**Sony/Samsung/
Everdisplay/Visionox**
RGB OLED / LTPS (mc-Si) TFT



	Smart phone to Note PC (15")	Desktop 27" to Large TV (up to 77")		
TFT	P-ch LTPS TFT	N-ch Oxide TFT		
OLED	RGB side by side Top emission Normal structure	WOLED / RGB CF Bottom emission Normal structure		
Pixel compensation	Several TFTs (~ 8Tr in Galaxy)	Several TFTs	3 TFTs	
External compensation			Real-time sensing Memory IC	

Low and flat off-current in a-IGZO TFT

a-InGaZnO₄ TFT



Very low & flat off current in IGZOTFTs

CAAC IGZO:



T. Tanabe et al, AM-FPD2011, P-7

K. Kato et al., Jpn. J. Appl. Phys. **51** (2012) 021201

H. Inoue et al, IEEE J. Solid-State Circuits **47** (2012) 2258

S. Yamazaki et al., Jpn. J. Appl. Phys. **53** (2014) 04ED18

I_{off} : $\sim 10^{-23}$ A/ μm at 85°C $\sim 10^{-25}$ A/ μm at 27°C



Conventional IGZO TFT annealed at 350°C in Ar:


Y. Yamauchi, Y. Kamakura, Y. Isagi, T. Matsuoka, S. Malotiaux,
Jpn. J. Appl. Phys. **52**, 094101 (2013)

I_{off} : 2.8×10^{-20} A/ μm at 60°C


LCD idling stop in IGZO LCDs

Sharp <http://www.sharp.co.jp/products/sh02e/>
SID 2013, 56

a-Si TFT



IGZO TFT



■ 静止画表示時の使用電力

a-Si

❄ IGZO

■ Comparison

	IGZO SH-02E	a-Si SH-01D (2011冬)
Lasting time (picture)	~24 h, ×4.8	~5 h
Lasting time (movie)	~11 h, ×2.8	~4 h

Sharp@SID2014: 450

Back light:


245mW@200cd/m²

Capacitive touch pen

With SH-02E Conventional



Power consumption (mW)



Back End-Of-Line (BEOL) Transistor

Renesas Electronics

IGZO TFT operates at 1.5 – 100 V

Bridge low-V ULSI to high-V circuits/loads

A Novel BEOL Transistor (BETr) with InGaZnO Embedded in Cu-Interconnects for On-chip High Voltage I/Os in Standard CMOS LSIs



Kishou Kaneko, Naoya Inoue, Shinobu Saito, Naoya Furutake, and Yoshihiro Hayashi

2011 VLSI Symp. (2011) 120

Highly Reliable BEOL-Transistor with Oxygen-controlled InGaZnO and Gate/Drain Offset Design for High/Low Voltage Bridging I/O Operations

K. Kaneko, N. Inoue, S. Saito, N. Furutake, H. Sunamura, J. Kawahara, M. Hane and Y. Hayashi

IEDM2011 (2011) 7.4.1




Oxide Non-Volatile Memories

NiO ReRAM memory

Lee et al., *Adv. Mater.* **19**, 1587 (2009)

1Diode + 1Resistor



a-IGZO floating gate memory



Yin et al., *APL* **93**, 172109 (2008)



FeTFT

Haga et al., *Jpn. J. Appl. Phys.* **53**, 111103 (2014)



BLT: $(\text{Bi}, \text{La})_4\text{Ti}_3\text{O}_{12}$



Mixed ion electron ReRAM

Aoki et al., *Nat. Comm.* **5**, 3473 (2014)

a-GaOx







Low-Voltage Operating a-IGZO TFT

T. Kawamura, H. Uchiyama, S. Saito, H. Wakana, T. Mine, M. Hatano, K. Torii and T. Onai

1.5-V Operating fully-depleted amorphous oxide thin film transistors achieved by 63-mV/dec subthreshold slope

Digest of Int. Electron Devices Meet. (15-17 Dec., 2008). (2008) 1-4no

TFTs with a small subthreshold slope (SS) are required for low-voltage operating circuits on large and flexible substrates. Using In-Ga-Zn-O deposited at room temperature for a channel layer, we achieved 63 mV/dec, the smallest SS ever reported for oxide TFTs. To achieve the small SS, a fully-depleted off-state was employed by thinning the channel layer to 6 nm.



Wireless operations for 13.56-MHz band RFID tag using amorphous oxide TFTs

Hiroaki Ozaki, Tetsufumi Kawamura, Hironori Wakana,
Takanori Yamazoe, and Hiroyuki Uchiyama
IEICE Electronics Express, Vol. 8, No. 4, 225-231




25nm IGZO / SiO_x 100 nm / Mo 70 nm

Mobility 15 cm²/Vs

Active load inverters

RFID (13.56 MHz): 70mm distance, 5V/40mW input

I_{dd} < 1 nA




Refs. T. Kawamura, H. Uchiyama, S. Saito, H. Wakana, T. Mine, M. Hatano, K. Torii, and T. Onai, "1.5-V operating fully-depleted amorphous oxide thin film transistors achieved by 63-mV/dec subthreshold slope," IEDM Tech. Dig., pp. 77-80, 2008

T. Kawamura, H. Wakana, K. Fujii, H. Ozaki, K. Watanabe, T. Yam wireless operation with DC output up 12 V," IEDM Tech. Dig., pp. 140-141, Feb. 2010

Flexible displays using oxide TFTs

a-IGZO, Organic ESL
12.1" 1,280×800, TN LCD
(AUO, IDW2013)



Transfer technology, WOLED+CF
10.2" WUXGA OLED
(Toshiba, IDW2013)




Transfer technology, WOLED+CF
13.5" 4K OLED
(SEL/AFD/Sharp, AMFPD'13)




Side-/Top-roll panels
Transfer technology, WOLED+CF
(SEL/Nokia, SID2014)



Tri-foldable OLED
Transfer technology, WOLED+CF
(SEL, SID2014)



Solution & Flexible
 $T_{\max} = 250^{\circ}\text{C}$, $\mu = 2.17 \text{ cm}^2/\text{Vs}$
(IMEC, IDW11)




CONTENT






1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. **Material (p. 24)**
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability

InGaZnO₄

Crystal InGaZnO₄



a-InGaZnO₄



Elements reported for AOSs

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
	Ia	IIa	IIIa	IVa	Va	VIa	VIIa	VIII			Ib	IIb	IIIb	IVb	Vb	VIb	IIb	0
1	H 1																	He 2
2	Li 3	Be 4											B 5	C 6	N 7	O 8	F 9	Ne 10
3	Na 11	Mg 12											Al 13	Si 14	P 15	S 16	Cl 17	Ar 18
4	K 19	Ca 20	Sc 21	Ti 22	V 23	Cr 24	Mn 25	Fe 26	Co 27	Ni 28	Cu 29	Zn 30	Ga 31	Ge 32	As 33	Se 34	Br 35	Kr 36
5	Rb 37	Sr 38	Y 39	Zr 40	Nb 41	Mo 42	Tc 43	Ru 44	Rh 45	Pd 46	Ag 47	Cd 48	In 49	Sn 50	Sb 51	Te 52	I 53	Xe 54
6	Cs 55	Ba 56	* <i>Ln</i>	Hf 72	Ta 73	W 74	Re 75	Os 76	Ir 77	Pt 78	Au 79	Hg 80	Tl 81	Pb 82	Bi 83	Po 84	At 85	Xe 86
7	Fr 87	Ra 88	** <i>Ac</i>	Rf 104	Db 105	Sg 106	Bh 107	Hs 108	Mt 109	Ds 110	Rg 111	Cn 112	Uut 113	Uuq 114	Uup 115	Uuh 116	Uus 117	Uuo 118

STO orbital radius

Typical AOS: In – Zn – Sn – Ga – O

Constituents of

known Transparent Conductive Oxides:

In₂O₃, SnO₂, ZnO, Ga₂O₃

MgIn₂O₄ etc. (TiO₂)

	IIb	IIIb	IVb
3		Al ³⁺ 113 pm	Si ⁴⁺ 92 pm
4	Zn ²⁺ 154 pm	Ga ³⁺ 127 pm	Ge ⁴⁺ 108 pm
5	Cd ²⁺ 180 pm	In ³⁺ 149 pm	Sn ⁴⁺ 126 pm

AOS materials

General trend

Mobility increases with **In** ratio (**mobility enhancer**) $\Leftrightarrow$ Negative V_{th} shift

Mixing different ions stabilizes amorphous structure. (**Zn**: network stabilizer)

Ga suppresses formation of oxygen deficiency (**stabilizer/suppressor**)

a-In-Ga-Zn-O (a-IGZO) (2004 Tokyo Tech)

In : Ga : Zn = 1 : 1 : 1 (**Korean groups 2 : 2 : 1**)

C-Axis Aligned Crystal (CAAC) (SEL)

Zn-Sn-O (ZTO), **Zn-In-O** (ZIO) (2005 OSU & Hewlett-Packard)

20~55 cm²/Vs, 300~600° annealing

10wt% ZnO doped a-In₂O₃ (**IZO**) (Idemitsu): >50 cm²/Vs @ $N_e \gg 10^{20}$ cm⁻³

Stabilizer: **Al, Mg, Si, Hf**

Mobility sharply decreases at the stabilizer conc. > 3 – 5%

In-Ga-O (IGO) (OSU&HP)

Al-Zn-Sn-O (AZTO), **Al-Sn-In-Zn-O** (ETRI)

Hf-In-Zn-O (HIZO) (Samsung Advanced Institute of Technology (SAIT))

In-Sn-Zn-O (ITZO), **c-In-Ga-O** (c-IGO) (Sony&Idemitsu)

c-Zr-In-Zn-O (Samsung SDI)

a-Zn(O,N) (Appl. Mater, SAIT)

In-Al-Zn-O (CBRITE)

In-W-O, In-Si-O (NIMS)


Chemical composition mapping

Multi-component metal oxides (different ion charges / sizes)


Deposition @ RT (sputtering, PLD)

Amorphous phase stable up to $\sim 500^\circ\text{C}$ for a-InGaZnO₄

Phase





μ_{Hall} & N_e




In₂-Zn₃-O (IZO) : $\sim 40 \text{ cm}^2(\text{Vs})^{-1}$
 In-Zn-Ga-O (IGZO) : $\sim 26 \text{ cm}^2(\text{Vs})^{-1}$
 In₃-Ga₇-O (IGO) : $\sim 25 \text{ cm}^2(\text{Vs})^{-1}$
 Zn₃-Ga₁₄-O (ZGO) : $\sim 10 \text{ cm}^2(\text{Vs})^{-1}$

General mobility and carrier concentration relationship in transparent amorphous indium zinc oxide films

A.J. Leenheer et al., *Phys. Rev. B* 77, 115215 2008




a-IZO (10wt%ZnO-In₂O₃)




Controllability of carrier concentration in a-IZO and a-IGZO films

N_e vs. P_{O_2}



I-V characteristics





K. Nomura et al.,
Jpn. J. Appl. Phys. **45**, 4303 (2006)

Roles of In, Ga, and Zn

- **Increasing In, Zn: Mobility increases**
 - In 5s with O 2p: Main electron transport path**
 - Zn, Ga: Contribute to electron transport**
- **Increasing Ga: Suppress residual carriers**
 - Suppress off current**
 - Increase subthreshold voltage swing?**
- **Multi component system: Form stable amorphous phase**

Unusual electron transport


$\mu - N_e$ relation and non-Arrhenius behavior



Hall mobility


Sputtered a-IGZO films

Private communication with Dr. Yabuta of Canon
Abe et. al., TSF **520** (2012) 3791






PLD a-IGZO films

Nomura et. al., Nature **432** (2004) 488
Orui et al., JDT **11**, 518 (2014)



In-Sn-Zn-O (ITZO)



SID2014 **53.1**

AMFPD2014 **SP-3 AUO**

High mobility metal oxide thin film transistors

active-matrix organic light-emitting diode television

G6, TFT mobility $\sim 33.2 \text{ cm}^2/\text{Vs}$, OLED: RGB SBS/FMM

14" qHD a-IGZO / 32" FHD a-IGZO / 65" FHD a-IGZO

56" IS type a-ITZO / **56" BCE type a-ITZO** / 65" FHD a-ITZO

AMFPD2014 **S1-2 KAIST/ETRI**

Back channel etch oxide TFT on plastic substrate

for the application of high resolution TFT-LCD

Al-ZnSnInO BCE TFT

SID2013 56.2 AUO : IGZO 65" 4K OLED

SID2013 21.3 AUO : IGZO 65" FHD OLED

IDW2013 OLED5-4L AUO : a-IGZO 56" OLED

IDW2013 AMD2-1 AUO : oxide (IGZO?) 65" FHD OLED


薄膜材料デバイス研究会2012 2003 高知工科大: ITZO **depo@150°C, ann@350°C in N₂**

SID2012 74.1L Sony : IGZO Flexible 9.9" 960×540 2Tr AMOLED

SID2012 56.1 Sony : Comparison IGZO vs ITZO vs a-Si

AMFPD2011 7-1 Idemitsu : Etching rate of a-ITZO, a-IGZO, a-ITO, a-IZO

IDW2010 AMD5/OLED6-2 Sony: a-ITZO 8" 1600×768 (221ppi) 2T1C AMOLED (WRGB)



a-Zn(O,N)

X.-A. Zhang et al., TSF **516**, 3305 (2008): N-doped crystalline ZnO, $\mu_{FE} = 2.7 \text{ cm}^2/(\text{Vs})$

Y. Ye et al. (Appl. Mater.), JAP 106, 074512 (2009):




$\mu_{Hall} = 110 \text{ cm}^2/(\text{Vs})$ (400°C anneal), $\mu_{sat} = 10 \text{ cm}^2/(\text{Vs})$ (350°C anneal)

J.S. Park et al. (SAIT), IDW/AD'12, AMD3-4:

(Zn,Ga)(O,N) $\mu_{FE} = 92 \text{ cm}^2/(\text{Vs})$ (350°C anneal), **N-rich => larger mobility**

M. Ryu et al. (SAIT), IEDM12 5.6: Zn(O,N) $\mu_{FE} = 100 \text{ cm}^2/(\text{Vs})$ (250°C anneal)

H.-S. Kim et al. (SAIT), Sci. Repts. 3, 1459 (2013)



Amorphous ZnO_xN_y Thin Films with Mobilities Exceeding $200 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$

T. Yamazaki, Y. Hirose, S. Nakao, I. Harayama, D. Sekiba, T. Hasegawa
Jpn. Appl. Phys. Soc. Spring Meeting 18a-A12-7 (2015) [in Japanese]

PLD, ZnO target

N radical by ECR source

Glass substrate

Growth rate 0.4-0.7 nm/min


All amorphous

**(N-poor films: rough surface
Contains microcrystals?)**

N increase $\Rightarrow N_e$ decrease

$\Rightarrow \mu$ increase

μ_{Hall} up to $240 \text{ cm}^2/(\text{Vs})$



Wet processes

IZO: In-Zn-O, IGZO: In-Ga-Zn-O, ZTO: Zn-Sn-O, IGO: In-Ga-O, IZTO: In-Zn-Sn-O, AITO: Al-In-Sn-O, ZITO: Zn-In-Sn-O,

HIZO: Hf-In-Zn-O, SC: Spin coat, IJ: Ink-jet, PC SG: Photo-chemical sol-gel



Material	Mobility (cm ² /Vs)	Method	Solution	T (°C)	Ref.
a-IZO	16.1	SC	ZnCl ₂ , InCl ₃	600	D.-H. Lee et al., Adv. Mater. 19, 843 (2007)
a-IZO	7.4	IJ	ZnCl ₂ , InCl ₃	600	D.-H. Lee et al., Adv. Mater. 19, 843 (2007)
a-IZO	7.3	IJ	Zn(OAc) ₂ , In(OAc) ₃	500	C.G. Choi et al., Electrochem. Sol. Stat. Lett. 11, H7 (2008)
a-IZO	2.13	SC	ZnCl ₂ , InCl ₃	500	C.-K. Chen et al., J. Displ. Technol. 5, 509 (2009)
a-IZO	6.6	SC	Zn(OAc) ₂ , In(OAc) ₃	450	K.-HB Park et al., Electron. Dev. Lett. 31, 311 (2010)
a-IZO	1.54	SC	Zn(OAc) ₂ , In(OAc) ₃	400	S. Jeong et al., Adv. Mater. 22, 1346 (2010)
IZO	3.3	SC	Commercially available solution	400	S.-M. Yoon et al., Electrochem. Sol.-Stat. Lett. 13, H141 (2010)
a-IZO	5.0	SC		450	M.K. Ryu et al., J. Soc. Inf. Displ. 18, 734 (2010)
IZO	0.54	SC	Zn(OAc) ₂ , In(OAc) ₃	300	C.Y. Koo et al., J. Electrochem. Soc. 157, J111 (2010)
IGO	9	IJ	Ga ₇ In ₆ (μ ₃ -OH) ₆ (μ-OH) ₁₈ (H ₂ O) ₂₄ (NO ₃) ₁₅	600	Z.L. Mensinger et al., Angew. Chem. 47, 9484 (2008)
IGZO	0.96	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	450	G.H. Kim et al., J Electrochem. Soc. 156, H7 (2009)
IGZO	1.25	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	400	G.H. Kim et al., Appl. Phys. Lett. 94, 23501 (2009)
a-IGZO	3~16	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	400	D. Kim et al., Appl. Phys. Lett. 95, 10350 (2009)
a-IGZO	0.85	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	400	S. Jeong et al., Adv. Mater. 22, 1346 (2010)
a-IGZO	0.52	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	500	Y.-H. Kim et al., IEEE Trans. Electron. Dev. 57, 1009 (2010)
a-IGZO	0.05	IJ	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	400	D. Kim et al., Jpn. J. Appl. Phys. 49, 05EB06 (2010)
a-IGZO	2.07			450	Y.-C. Lai et al., Proc. IDW'09, 1697 (2009)
a-IGZO	0.86	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	450	G. Kim et al., Phys. Stat. Sol. (a) 207, 1677 (2010)
IGZO	0.46	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	550	H.S. Shin et al., Jpn. J. Appl. Phys.. 49, 03CB01 (2010)
IGZO	1.94	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	500	W.H. Jeong et al, Appl. Phys. Lett. 96, 093503 (2010)
IGZO	2.3	SC	Zn(OAc) ₂ , Ga(NO ₃) ₃ , In(NO ₃) ₃	95	Y.-H. Yang et al., IEEE Electron. Dev. Lett. 31, 329 (2010)
a-IGZO	1.3	SC	Zn(OAc) ₂ , GaCl ₂ , InCl ₃	600	Y. Wang et al., J. Sol.-Gel. Sci. Technol. 55, 322 (2010)
a-IGZO	5.4	SC		270	M. Ito et al., Proc. IMID2010 (2010)
a-IZTO	30	IJ	InCl ₃ , ZnCl ₂ , SnCl ₂	600	D.-H. Lee et al., J. Mater. Chem. 19, 3135 (2009)
a-ITO	10~20	SC	InCl ₃ , SnCl ₄	250	H.S. Kim et al., J. Am. Chem. Soc. 131, 10826 (2009)
YIZO	1.92	SC	Zn(OAc) ₂ , In(NO ₃) ₃ , Y(NO ₃) ₃	550	H.S. Shin et al., Jpn. J. Appl. Phys. 49, 03CB01 (2010)
AITO	13.3	SC	In(OAc) ₂ , SnCl ₂ , Al(acac) ₃	500	J.H. Jeon et al., Appl. Phys. Lett. 96, 21209 (2010)
a-ZITO	10~100	SC	Zn(OAc) ₂ , InCl ₃ , SnCl ₂	400	M.G. Kim et al., J. Am. Chem. Soc. 132, 10352 (2010)
HIZO	1.94	SC	Zn(OAc) ₂ , HfCl ₄ , In(NO ₃) ₃	500	W.H. Jeong et al., Appl. Phys. Lett. 96, 093503 (2010)
IGZO	8.76	PC SG	In(NO ₃) ₃ , Ga(NO ₃) ₃ , Zn(CH ₃ CO ₂) ₂	RT	Y.-H. Kim et al., Nature 489, 128 (2012)
IZO	4.43	PC SG	In(NO ₃) ₃ , Ga(NO ₃) ₃ , Zn(CH ₃ CO ₂) ₂	RT	Y.-H. Kim et al., Nature 489, 128 (2012)
In ₂ O ₃	11.29	PC SG	In(NO ₃) ₃ , Ga(NO ₃) ₃ , Zn(CH ₃ CO ₂) ₂	RT	Y.-H. Kim et al., Nature 489, 128 (2012)

Electrical Properties of the Thin-Film Transistor With an Indium–Gallium–Zinc Oxide Channel and an Aluminum Oxide Gate Dielectric Stack Formed by Solution-Based Atmospheric Pressure Deposition

Mamoru Furuta, Toshiyuki Kawaharamura, Dapeng Wang,
Tatsuya Toda, and Takashi Hirao

Electron. Dev. Lett. **33** (2012) 851

Source solution supply unit



200-nm-thick IGZO films deposited at
(a) 300 °C and (b) 350 °C on a-SiO₂

Mist-CVD



Atmospheric pressure

Al₂O₃: 0.02 M Al(acac) [acetylacetonate]

@300-430°C

IGZO: In(acac), Ga(acac), Zn(acac)

@300-350°C



$$\mu_{\text{lin}} = 4.2 \text{ cm}^2/\text{Vs}$$


$$\mu_{\text{sat}} = 4 \text{ cm}^2/\text{Vs}$$

CONTENT


1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
- 6. Optimum deposition condition**
7. Doping
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability

Simple fabrication of a-IGZO TFT

1. Buy Si wafer
(150nm SiO₂)
2. Pattern a-IGZO
3. Anneal @ 400°C
air / O₂(+H₂O)
4. Pattern S/D



a-IGZO thickness : 30nm (Wet annealed)



$S = 0.12$ V/decade

$V_{th} = -2.58$ V

$\mu_{sat} = 15.3$ cm²/Vs

Recipe of a-IGZO TFT for beginners

1. Fabricate/Buy sputtering target: $\text{In}_2\text{O}_3 : \text{Ga}_2\text{O}_3 : \text{ZnO} = 1 : 1 : 2$

(Note: **In: Ga: Zn = 1: 1: 1**)

- * 1:1:1 in ‘the chemical formula unit’ composition is also used, but we recommend ‘1:1:1 in the atomic composition.’

2. Deposit 30 – 50 nm thick (**~70 nm for large-area products**)

a-InGaZnO₄ on ~100nm SiO₂ / n⁺ c-Si wafer at RT

($\sigma = 10^{-3} - 10^{-6} \text{ Scm}^{-1}$)

- * Substrate heating is not necessary (may be crystallized at >200°C)
- * Channel regions should be isolated
suppress gate leakage current, improve S value,
can avoid to observe apparent large mobility
- * Deposition condition (RF power, P_{O₂} etc) is not critical
- * Low purity/vacuum deposition system can be used

3. Annealed in air / O₂ at 300 – 400 °C

- * Better not to form source/drain electrode at this stage

4. Form source/drain **top contacts** with Ti, (Au,Al)/Ti, ITO, etc

- * P/N junction is not necessary (No inversion operation for a-IGZO TFTs)

Better recipe for better stability

1. Good deposition chamber

Reduce impurity hydrogen and excess oxygen

Too high optimized P_{O_2} would be a bad signature.

But, some hydrogen would be needed

2. Optimize deposition condition

$$\sigma = 10^{-6} - 10^{-3} \text{ S/cm}$$

$$V_{th} \sim 0 \text{ V}$$

Smaller S , larger μ

Smaller subgap optical absorption, deep near-VBM defects

High-density film, Lower pressure, Higher (RF/AC/DC) power

3. Post-fabrication thermal annealing at 300 – 400°C

Improve uniformity and stability

Too high temperature annealing would not be good

(hydrogen depletion / excess oxygen would deteriorate)

4. Not use H-containing process for over layers (ESL, passivation)

Typical deposition condition

Sputtering target : 3"φ polycrystalline InGaZnO₄

Base pressure : 10⁻⁴ Pa

Substrate–target distance (D) : 55 mm

Total pressure (P) : 0.55 Pa

MFP = 12 mm, $N(D, P) = 4.4$

Ar: O₂ ratio (R_{O_2}) : 19.4: 0.6 sccm ($R_{O_2} = 2 - 3 \%$)

$\Gamma(300K) = 1.3 \times 10^{18}$ (Ar), 4.4×10^{16} (O₂) cm⁻²s⁻¹

cf. # of O ions per surface area: 1.3×10^{15} cm⁻² ($d(\text{a-InGaZnO}_4) = 6.0$ gcm⁻³)

Sticking probability of O: ~ 20% for growth rate of 0.5 Å/s

without sputtering energy and plasma potential

RF power : 70 W / 3" φ = 1.5 W/cm²

Substrate temperature (T_s) : No intentional heating

(surface T raised to ~40°C for a-IGZO / ~140°C for Y₂O₃ [Yabuta et al., APL **89**, 112123 (2006)])

Mean free path (MFP): $\lambda = \frac{k_B T}{\sqrt{2} \sigma P} = \frac{K}{P[\text{Pa}]} [\text{mm}]$ (σ : Collision cross section)

Number of collision: $N(D, P) = D / \lambda = \frac{\sqrt{2} \sigma}{k_B T} PD$

	H ₂	N ₂	O ₂	Ar	Kr
σ [nm ²]	0.231	0.430	0.396	0.402	0.523
K at 300K	12.7	6.81	7.40	7.29	5.60

Surface bombardment flux:

$$\Gamma = \frac{nv_a}{4} = n \sqrt{\frac{k_B T}{2\pi M}} = \frac{P}{\sqrt{2\pi M k_B T}} = K_r \frac{P[\text{Pa}]}{\sqrt{M}} \quad [(\text{cm}^2\text{s})^{-1}] \quad K_r(300K) = 1.5 \times 10^{19}$$



Optimum oxygen pressure

T. Kamiya, H. Hosono, ECS Trans. **54**, 10 (2013)

Good TFTs:

$$N_D = 10^{12} - 10^{15} \text{ cm}^{-3}$$

$$\sigma = 10^{-6} - 10^{-3} \text{ Scm}^{-1}$$



Trend of optimum deposition condition

1. Substrate temperature $< 180^{\circ}\text{C}$

Crystal growth occurs at higher T .

$\sim 100^{\circ}\text{C}$ is better for stable reproducibility?

2. Large ion bombardment condition

High-rate growth

High power

Low working pressure (P_{tot})

Small Target-Substrate distance

Low- T growth requires kinetic energy for structure relaxation.

Increase film density (Ion packing density)

Decrease impurity H

=> Decrease defects

3. Finely tune oxygen partial pressure (P_{O_2})

=> Decrease defects


4. Post-deposition annealing at $\geq 300^{\circ}\text{C}$

Remove weakly-bonded O and H_2O

Structural relaxation to increase the film packing density

O in-diffusion to remove V_{O} -related defects

Super widegap AOS possible?



Based on $\beta\text{-Ga}_2\text{O}_3$:



E_g : 4.9 eV

Transparent to DUV ($\lambda < 300$ nm)


Electron doped by Sn, Si etc

**But, never succeeded in producing
conducting $\alpha\text{-Ga}_2\text{O}_3$**

Low P_{O_2} generates e^- traps




Density is key to conducting a-Ga₂O₃




Semiconducting a-Ga₂O_x is obtained for
film densities > 5.3 g/cm³

High growth rate produces high-density films




Control of defects: conducting a-Ga₂O₃

Conductivity



Transmittance



Reduce traps (voids and excess O)

Increase film density => Conducting a-Ga₂O₃

Best film (~5.4 g/cm³): $N_e \sim 1 \times 10^{14} \text{ cm}^{-3}$, $\mu_{\text{Hall}} \sim 6 \text{ cm}^2/\text{Vs}$

CONTENT

1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
- 7. Doping**
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability

Doping in crystalline oxides

Substitution: Larger ion charge: Electron doping




Oxygen deficiency (Extra cation): Electron doping



Cation deficiency (Extra oxygen): Hole doping



Hydrogen: Electron doping



No substitution doping in amorphous oxide

- **Substitution of Zn^{2+} with Ga^{3+} in c-ZnO...
generates a free electron**
- **Atomic site is not definable in amorphous
a-Si is exception: Si takes a rigid tetrahedral site**
- **Substitution of Zn^{2+} with Ga^{3+} in a-IGZO...
Compensated by excess $1/2\text{O}^{2-}$
during deposition/annealing**

Doping in amorphous oxides

- **Off stoichiometry of oxygen ion**
- **Addition of hydrogen**

Ion charge stoichiometry (charge neutrality) is important for AOS

Charge neutrality: Determine doping

Oxygen deficiency: Donor & Trap

Excess oxygen?



Hydrogen?

How to produce good a-IGZO TFT?

Good TFTs:


$$N_D = 10^{12} - 10^{15} \text{ cm}^{-3}$$

$$\sigma = 10^{-6} - 10^{-3} \text{ Scm}^{-1}$$




Effect of back pressure of chamber

T. Orui et al., J. Displ. Technol.
11, 518 (2015)




Back pressure ↓
[H] ↑
More O₂ is required

Stoichiometric a-IGZO:



O-rich a-IGZO:




CONTENT

1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
- 8. Defect structures (subgap defects) (p. 64)**
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability

Subgap states in a-IGZO

T. Kamiya, Sci. Technol. Adv. Mater, **11**, 044305 (2010)

Digest of IDW'14, AMD2-1.






Transport mechanism
Need to consider hopping?

CB tails exists?
Other localized states?
Photo-induced defects?

Deeper defects?


Origin(s)?
Oxygen deficiency
Weakly-bonded O
H or -OH

Low-density traps near CBM



Subgap trap DOSs by different methods

T. Kamiya et al., Sci. Technol. Adv. Mater.. **11** (2010) 044305



Summary: Subgap DOSs

TCAD, CPM (**apparent for near-CB**)

- Overestimation of CB tail states
 N_e dependence of mobility
Optical transition from
near-VBM traps


C-V (**real near-CB states**)

- CB tail state width $\sim$ RT (26 meV)
No CB tail state?
- $\mu_e - N_e$ explained by percolation model


High-density near-VBM states: by HAXPES

K. Nomura et al., APL **92**, 202117 (2008).

PLD, HAXPES: 8 keV



Near-VBM states
 $\gg 10^{20} \text{ cm}^{-3}$





Near-VBM states: Surface state for PLD HQ a-IGZO

Angle dependent
HX-PES spectra

K. Nomura et al., JAP **109** (2011) 073726

Unannealed Wet-annealed

Subgap DOS depth profile
Film surface




Subgap defect
(Peak energy $\sim 2.7\text{eV}$, width $\sim 1.5\text{eV}$)

➡ $d < 2\text{nm}: 10^{20} \text{ cm}^{-3}$

Bulk near-VBM states for sputtered a-IGZO

STD sputter, HQ, unannealed a-IGZO

BL15XU: 8 keV HAX-PES




Near-VBM states: No angle dependence

=> Bulk states at least in ~ 6 nm surface thickness


a-IGZO is clean?

Yes, near CBM

But can be dirty in the deep half E_g



Effects of deep traps






- Low off current
- No p-channel operation
- Subgap photoresponse
- Complex annealing effect
- **Inert for electron transport owing to large bandgap**

Reducing the deep traps will improve ...

- **Photoresponse of TFT**
- **Thermal instability**

Subgap absorption/photoresponse



Why off current is so low?

- **Wide gap of a-InGaZnO₄ (~3.2 eV)**

No limitation for inversion operation

- **Low hole mobility**


$\mu_h \sim 0.01 \text{ cm}^2/\text{Vs}$ still larger than that of a-Si:H

- **Schottky contact for valence band**

One possibility

Would not be able to explain the constant off current

=> **Fermi level pinning
deep in band gap**





Origin of low off current

J. Jeong, Y. Hong, *Debye Length and Active Layer Thickness-Dependent Performance Variations of Amorphous Oxide-Based TFTs*, IEEE Trans. Electron Devices **59** (2012) 710

Abstract—We analyzed the active layer thickness-dependent performance variations of amorphous oxide-based semiconductor thin-film transistors (AOS TFTs), which are typically operated in depletion mode by using an ATLAS 2-D device simulator. The negative shift of threshold voltage was originated from increasing the amount of intrinsic carrier as active layer thickness is increased. On the contrary, OFF-current level was a function of Debye length, which is in inverse proportion to the square root of carrier density and the amount of valence band deep states, as well as active layer thickness. Therefore, the relation between Debye length and active layer thickness determines the OFF-current behavior of AOS TFTs under light illumination.


Parameter	Value	Unit
W_{TA}	0.18	eV
N_{TA}	3.5×10^{17}	$\text{cm}^{-3}\text{eV}^{-1}$
W_{GA}	0.21	eV
N_{GA}	1.6×10^{16}	$\text{cm}^{-3}\text{eV}^{-1}$
E_C-E_{GA}	1.34	eV
W_{TD}	not considered	eV
N_{TD}	not considered	$\text{cm}^{-3}\text{eV}^{-1}$
W_{GD}	variable	eV
N_{GD}	variable	$\text{cm}^{-3}\text{eV}^{-1}$
E_C-E_{GD}	2.4	eV
μ_{n0}	12	$\text{cm}^2\text{V}^{-1}\text{s}^{-1}$
μ_{p0}	not considered	$\text{cm}^2\text{V}^{-1}\text{s}^{-1}$
E_G	3.2	eV
N_C	5×10^{18}	cm^{-3}
N_V	not considered	cm^{-3}
ϵ_{AOS}	10	-
ϵ_{INS}	7.5	-



a-IGZO deposited by PLD in vacuum

By PLD



T. Orui et al., J. Displ. Technol.
11, 518 (2015)



What happens in vacuum PLD-deposited a-IGZO?


By PLD

T. Orui et al., J. Displ. Technol.
11, 518 (2015)




Charge compensation model

Low P_{O_2} :
Free electrons from V_O ?




Vac-deposition:
Fully-compensated




Origin of negative V_{th} shift by 150-200°C ann.

T. Kamiya, H. Hosono, ECS Trans. **54**, 103 (2013)




Confirmed by photoexcitation






Weakly-bonded oxygen forms deep trap

T. Kamiya et al., Sci. Technol. Adv. Mater.. **11** (2011) 044305



Deep trap case: a-IGZO:V_O

T. Kamiya et al., phys. Stat. sol. A **207**, 1698 (2010)



**V_O forms both
a deep state and an electron trap**

Origin of subgap states in amorphous In-Ga-Zn-O


Wolfgang Körner, Daniel F. Urban and Christian Elsässer

JAP 114, 163704 (2013).


SIC: Self-interaction correction

We present a density functional theory analysis of stoichiometric and nonstoichiometric, crystalline and amorphous In-Ga-Zn-O (c-IGZO, a-IGZO), which connects the recently experimentally discovered electronic subgap states to structural features of a-IGZO. In particular, we show that undercoordinated oxygen atoms create electronic defect levels in the lower half of the band gap up to about 1.5 eV above the valence band edge. As a second class of fundamental defects that appear in a-IGZO, we identify mainly pairs of metal atoms which are not separated by oxygen atoms in between. These defects cause electronic defect levels in the upper part of the band gap. Furthermore, we show that hydrogen doping can suppress the deep levels due to undercoordinated oxygen atoms while those of metal defects just undergo a shift within the band gap. Altogether our results provide an explanation for the experimentally observed effect that hydrogen doping increases the transparency and improves the conductivity of a-IGZO. © 2013

Origin of near-VBM states: Undercoordinated O



Electronic structure of a-IGZO




CONTENT

1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
8. Defect structures (subgap defects)
- 9. Why too large P_{O_2} is bad?: Weakly-bonded O**
10. Annealing
11. Hydrogen
12. Stability


TFT characteristics (ozone annealing)

K. Ide et al., APL **99**, 093507 (2011)




Recovery by monochromated photons

K. Ide et al., APL **99**, 093507 (2011)




Thermal desorption spectra (TDS)

K. Ide, Appl. Phys. Lett. **99** (2011) 093507



Weakly-bonded oxygen in SnO_2

N. Yamazoe et al., Surf. Sci. (1979)




a-type (Low-temp.) : neutral O_2 or O_2^-

b-type (High-temp.) : O^{2-} (lattice)


- Large amount of O_2 desorption in 300°C O_3 annealed a-IGZO
- Weakly-bonded oxygen causes the bistable behavior on TFT operation

Model: Negative-U bistable states

Large S state




Large V_{th} state




Recovery by light: Weakly-bonded oxygen

Photoexcitation




Recovery to Large S state



Effects of weakly-bonded O₂?

K. Nomura, Appl. Phys. Lett. **93**, 192107 (2008)



As- and dry O₂ annealed a-IGZO include weakly-bonded oxygen

Desorption amounts

($\times 10^{18}$ cm⁻³, up to 400°C)

Unannealed (~0.17)


Dry O₂ (~0.11)

Wet annealing reduced them a lot
Strong oxidation power?


a-IGZO TFT by very high P_{O_2} sputtering

T. Kamiya, H. Hosono, ECS Trans. **54**, 103 (2013)

Sputtered at $R_{O_2} = 3-10\%$



Sputtered at $R_{O_2} = 8\%$




Ide et al, APL 99, 093507 (2011)


Kamiya&Hosono, ECS Trans. 54, 10 (2013)

Temperature instability

Deep traps by wb-O






Annealed at 200°C



V_O model explains strong self-compensation in a-IGZO

By PLD @ low power


ITC2014, Oxides9, J. Hermes, T. Orui et al.



Oxygen defects in AOS

Low P_{O_2} :

V_O / low-density structure
(subnanometer void)
traps e^- (near-VBM states)



Narrow P_{O_2} region
for good TFTs

High P_{O_2} :



Weakly-bonded O / Excess O
traps e^- (closer to CBM)

Oxygen stoichiometry improves stability?

Renesas electronics

O-rich IGZO vs O-poor IGZO

Stable up to 125°C




A Novel BEOL Transistor (BETr) with InGaZnO Embedded in Cu-Interconnects for On-chip High Voltage I/Os in Standard CMOS LSIs
K. Kaneko, N. Inoue, S. Saito, N. Furutake, Y. Hayashi, 2011 VLSI Symp. (2011) 120
Highly Reliable BEOL-Transistor with Oxygen-controlled InGaZnO and Gate/Drain Offset Design for High/Low Voltage Bridging I/O Operations
K. Kaneko et al., IEDM2011 (2011) 7.4.1

CONTENT


1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing (p. 80)
11. Hydrogen
12. Stability

Hysteresis and instability in a-IGZO TFT

H. Hosono et al., J. Non-Cryst. Sol. **354**, 2796 (2008)




Instability (bias, current, light illumination etc...)



Effect of post-deposition annealing


H. Hosono et al., J. Non-Cryst. Sol. **354**, 2796 (2008)

HQ (High quality)
(Optimized condition)
Unannealed




$S \sim 0.2$ V/decade
 $\mu_{sat} \sim 8$ $cm^2(Vs)^{-1}$

LQ (Low quality; bad condition)
Unannealed




$S > 1$ V/decade
 $\mu_{sat} \sim 0.8$ $cm^2(Vs)^{-1}$

300°C annealed



$S \sim 0.2$ V/decade
 $\mu_{sat} \sim 7$ $cm^2(Vs)^{-1}$





Paradoxical (peculiar) annealing effect

Annealing 'poor' TFT:

- shows an **apparently good** performance
- But keeps deep subgap defects
- Shallow defect states becomes similar
- Deep defects are NOT removed by 300-400°C annealing in 'poor' TFT


=> Important to minimize the near-VBM states in the 'AS-DEPOSITED' states

Deep subgap states



High-density defects exist above VBM

Proposed origins of near-VBM states



Near-VBM states

(i) V_o with void

Kamiya et al., pss(A) **207**, 1698 (2010)

(ii) Undercoordinated O

Körner et al., JAP **114**, 163704 (2013)

(iii) Weakly-bonded O^{n-}

Ide et al., APL **99**, 093507 (2011)

(iv) $-OH$

Orui et al., JDT **11**, 518 (2015)


(v) H^-

Bang et al., IDW2016


December 9, 14:35 AMD7-4L

Hydrogen and subgap states in amorphous IGZO thin films

Proposed origins of near-CB states



Why optimum R_{O_2} window is narrow?



Low P_{O_2}

V_O : donor, Near-VBM states

uc-O: Near-VBM states

High P_{O_2}

Charged wb-/ex- O^{n-} : Near-VBM st.

uc-In: Shallow traps


Poor base pressure $>10^{-4}$ Pa: -OH, H^-

Good base pressure $\sim 10^{-7}$ Pa:


Depassivation of deep traps

Thermal annealing



Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)



**TFTs annealed at $>400^{\circ}C$
exhibit poorer characteristics**



Densification and E_g change by annealing



Densification

<300 $^{\circ}\text{C}$

not detectable

<400 $^{\circ}\text{C}$

Yes (0.3%)

<600 $^{\circ}\text{C}$

Yes (1.2%)

>600 $^{\circ}\text{C}$

Large (3.4%)

E_g

increase

increase

unchanged

increase

Origin


Tail state defect?

Network reconfiguration

Crystallization

Structural relaxation during annealing

In-situ spectroscopic ellipsometry




HQ:

No detectable relaxation
up to 400°C

LQ:

Relaxation start from
100°C

Larger densification




Low density
Poor structural stability

Ide et al, JAP 111, 073513 (2012)


Kamiya&Hosono, ECS Trans. 54, 10 (2013)

Negative V_{th} shift by 200°C annealing


Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)



Unannealed





200°C




What happens at 300-400°C?

Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)



What happens at 300-400°C?

Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)




No detectable structure relaxation

Annihilation of point defects (e.g. by oxygen diffusion)


300°C is necessary to oxidize a-IGZO

K. Nomura et al, APL **93**, 192107 (2008)

Kamiya&Hosono, ECS Trans. **54**, 10 (2013)



¹⁸O analysis by SIMS




$$D \sim 3 \times 10^{-17} \text{ cm}^2 \text{ s}^{-1} @ 2-300^\circ \text{C}$$

In-situ high-T Hall measurement

T. Kamiya et al., Proc. IDW'13, 478


$t < 0$: Raising T from room temperature

$t > 0$ から: Keep temperature





Slow relaxation: Stability

M.D.H. Chowdhury, S.H. Ryu, P. Migliorato and J. Jang
J. Appl. Phys. **110**, 114503 (2011)



What happens at 400 – 500°C?


Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)




What happens at 400 – 500°C?: Trap DOSs

Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)


Unannealed



300°C



500°C




**500°C annealing creates
deep traps and tail states**

Thermal desorption spectra (TDS)


Y. Hanyu et al., APL **103**, 20121114 (2013)

Annealed $\geq 400^\circ\text{C}$: Poor TFT

Dry anneal @500°C
(H depletion)




Re-dope hydrogen:
H₂ plasma treatment
Dry H₂ anneal
Wet O₂ anneal




H re-doping after 500°C O₂ annealing

Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)




H₂ plasma & dry H₂ anneal: No turn-off




H re-doping after 500°C O₂ annealing

Y. Hanyu et al., J. Displ. Technol. **10**, 979 (2014)


500°C O₂ annealing (H depletion)



H re-doping by O₂+H₂O annealing



Variation of TFT parameters



Evidence of H passivation in a-IGZO

By thermal annealing...

1. $<200^{\circ}\text{C}$: Deep traps decrease / donor decreases
but no densification
Desorption of weakly-bonded oxygen (H_2O)
2. $100 - 300^{\circ}\text{C}$: E_g increases (reduction of tail states?)
3. $300 - 400^{\circ}\text{C}$: Donors decrease (Oxidation)
Hysteresis / stability improved
4. $>400^{\circ}\text{C}$: E_g decreased
Deteriorated mobility / TFT
(H depletion / scattering by excess oxygen?)
Improved mobility by improved local structure?
5. $300 - 600^{\circ}\text{C}$: Densification (structural relaxation)
6. 600°C : Crystallization
7. Low-quality, low-density a-IGZO show a large densification
from 100°C by $\sim 4\%$
(cf. $>400^{\circ}\text{C}$, 1% for HQ a-IGZO)


CONTENT

1. History
2. Characteristics of a-IGZO TFT
3. Current AOS displays
4. Material
5. Mass production and fabrication methods
6. Optimum deposition condition
7. Doping
8. Defect structures (subgap defects)
9. Why too large P_{O_2} is bad?: Weakly-bonded O
10. Annealing
11. Hydrogen
12. Stability


Electron doping by post-dep H treatments

K. Nomura, ECS JSS 2, P5 (2013)


H⁺ implantation @RT



Annealing in N₂:H₂ = 97:3





H plasma @RT



H in a-IGZO


T. Kamiya et al., phys. stat. sol. A **207**, 1698 (2010)

VASP, PBE



O-H in H₂O: 0.097 nm

Hydrogen doping in ZnO



Charge state	Location	E^f (eV)
H^+	$BC_{\perp}$	-1.84
H^+	$BC_{\parallel}$	-1.82
H^+	$AB_{O,\perp}$	-1.78
H^+	$AB_{O,\parallel}$	-1.59
H^0	$BC_{\perp}$	1.07
H^-	$BC_{\perp}$	3.92
H_2	$AB_{Zn,\perp}$	0.84





FIG. 2. Formation energies of interstitial hydrogen in ZnO, as a function of Fermi level, obtained from DFT-LDA calculations and referenced to the energy of a free H_2 molecule. For each charge state, only the lowest-energy configuration is shown. Zero-point energies are included. The zero of Fermi energy is chosen at the top of the valence band, and both the *theoretical* ($E_g^{\text{th}} = 1.91$ eV, dotted line) and *experimental* ($E_g^{\text{exp}} = 3.4$ eV) band gaps are indicated. The energies for H^0 and H^- are shown in dashed lines to indicate they are underestimated in the LDA calculations; after correction, H^+ is the lowest-energy state throughout the experimental band gap.

Hydrogen is donor?


Deposited by PLD

Nomura et al., ECS JSS 2, P5 (2013)


[H] by SIMS



[H]




N_e




Model: Donor hydrogens are compensated by excess oxygen

Hydrogen diffusion in a-IGZO

K. Nomura, ECS JSS 2, P5 (2013)



E_a and C_0



$D \sim 10^{-15} \text{ cm}^2\text{s}^{-1} @ 200^\circ\text{C}$

Hole mobility $\sim 0.01 \text{ cm}^2/\text{Vs}$

H mobility $\sim 10^{-13} \text{ cm}^2(\text{Vs})^{-1}$

Origin of negative V_{th} shift by NBLS: Holes

Cf. ZnO : $\sim 10^{-10} @ 200^\circ\text{C}$


SiO₂: $< 10^{-6} @ 2000^\circ\text{C}$

No H_2 , H_n by Raman / $-\text{OH}$ detected by IR

K. Nomura, ECS JSS 2, P5 (2013)



($N_e \sim 10^{15} \text{cm}^{-3}$)

ATR-FTIR



Raman

(Detection limit for H_2 : $2 \times 10^{18} \text{cm}^{-3}$)






Hydrogen mainly exists as $-\text{OH}$ species, which is expected to work as a donor.

Doping to a-IGZO by H treatments: O 1s spectra

Optimum $R_{O_2} = 3\%$, 6 keV HAXPES

As-deposited



H treatment:


RT: H doping, $-\text{O}^{2-}\text{H}^+ + e^-$

HT: Reduction, $\text{V}_\text{O}^{2+} + 2e^-$


$\text{-O}^{2-}\text{-H}^+$ and H^- in STD sputtered a-IGZO

Hydrogen anion and subgap states in amorphous In–Ga–Zn–O thin films for TFT applications
J. Bang et al., Appl. Phys. Lett., **110**, 232105 (2017).

DFT (phonon)



IR/Raman for 2 μm -thick film




$\text{-O}^{2-}\text{-H}^+ : \text{H}^- \sim 2 : 1$

-OH is stable only up to $\sim 600 \text{ }^\circ\text{C}$ (crystallization)

H^- is much stable even after crystallization up to $> 800^\circ\text{C}$


H donors compensated by excess O

Stoichiometric a-IGZO:




No way to make 'stoichiometric' amorphous film.
'Best' chemical composition is chosen
based on electrical properties.

O-rich a-IGZO:




O₂ supply is necessary for STD sputtering

Conductivity




Transfer characteristics




- Wide window of electrical properties by controlling R_{O_2}
- Optimal σ for TFT: 10^{-3} – 10^{-6} S·cm⁻¹ $\Rightarrow R_{O_2} = 2$ – 4 %

Optimum R_{O_2} for UHV sputtering?

■ Conductivity: STD vs UHV




■ Transfer characteristics




**High resistivity UHV a-IGZO films obtained
even if deposited at $R_{O_2} = 1$ % (RT)
⇒ Further reducing R_{O_2} for UHV films?**

Very small O_2 is enough for UHV sputt.

Conductivity



Transfer characteristics




Optimum σ (10^{-3} – 10^{-6} S·cm⁻¹) obtained at $R_{O_2} = 10^{-5}$ – 10^{-3} %

STD films: Extra $R_{O_2} = 2$ – 3 % are required
due to impurity H ($[H] = 10^{20-21}$ cm⁻³)

[H] is compensated by P_{O_2} : Is it good?

J. Orui et al., J. Displ. Technol. **11**, 518 (2014)



Back pressure ↓
[H] ↑
More O_2 is introduced

Optimum P_{O_2}

Conventional sputter: ~3 %




Dirty chamber : larger (>10%?)

Clean chamber : smaller (down to 10^{-5} %)

Extra instability by H as $\Delta V_{th} \propto t^{1/4}$

K. Doman et al, EDL **35**, 832 (2014)

Constant V_{GS} stress test



Summary of hydrogen effects

	STD	UHV
[H]	$10^{20} \sim 10^{21} \text{ cm}^{-3}$	$<10^{19} \sim 4 \times 10^{19} \text{ cm}^{-3}$
Density (relaxation)	High (small)	Low (large)
Defect dens	Low	High
Conductivity	$>10^{-6} \text{ S/cm}$	$<10^{-8} \text{ S/cm}$
Desorption	Large (especially 300 – 500°C)	Hard to detect
Chem Comp	Zn-poor	Similar to target composition
After annealing		
Conductivity	Controllable to $\sim 10^{-6} \text{ S/cm}$	
TFT	Good	Better than STD
TFT stability	Δ	$\times$

Roles of hydrogen in a-IGZO:

- Enhance relaxation
=> Reduce deep traps
- Passivation some defects
- Easier E_F control
- H_2O desorption
=> Chem comp deviation
Temperature instability
- Extra instability ($\Delta V_{th} \propto t^{1/4}$ law)

Hydrogen and oxygen in a-IGZO

- O diffusion ~ 20 nm @ 400°C for 30 minutes
- **Weakly-bonded O forms bistable trap**
- Device-quality a-IGZO: $10^{20} - 10^{21}$ cm⁻³ of H, but N_e is low
- Hydrogens exist as $-\text{O}^{2-}\text{H}^+$
Free e^- are compensated by excess O

Hydrogen annealing

- High-T (H_2 annealing)
Remove O to reduce a-IGZO
- RT – High T
Produce free e^- by desorption as H_2O
* Reduction of [H] & Increase in N_e
- RT – 200°C? (H plasma, H^+ implantation)
H diffusion $\gg 100$ nm @ 200°C (c.f. 20 nm for O_2 @ 400°C)
H doping to form $-\text{OH}$, producing free e^-
$$\text{M-O-M} + \text{H} \rightarrow \text{M}-(\text{O}^{2-}\text{H}^+)-\text{M} + e^-$$

END